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Abstract
It has always been a challenge in neuromorphic field to systematically translate biological models into
analog electronic circuitry. In this paper, a generalized circuit design platform is introduced where biological
models can be conveniently implemented using CMOS circuitry operating in strong–inversion. The applica-
tion of the method is demonstrated by synthesizing a relatively complex two–dimensional (2–D) nonlinear
neuron model. The validity of our approach is verified by nominal simulated results with realistic process
parameters from the commercially available AMS 0.35 µm technology. The circuit simulation results exhibit
regular spiking response in good agreement with their mathematical counterpart.
1 Introduction
Researchers in the neuromorphic community intend to mimic the neuro-biological structures in the nervous
system using electronic circuitry. To do so different approaches have been developed so far:
1. Special purpose computing architectures have been developed to simulate complex biological networks
via special software tools [1–5]. Even though these systems are biologically plausible and flexible with
remarkably high performance thanks to their massively parallel architecture, they run on bulky and
power-hungry workstations with relatively high cost and long development time.
2. Digital platforms are good candidates nowadays for implementing such biological and bio-inspired sys-
tems. Most digital approaches [6–15], use digital computational units to implement the mathematical
equations codifying the behavior of biological intra/extracellular dynamics. Such an approach can be
either implemented on FPGAs or custom ICs, with FPGAs providing lower development time and more
configurability. Generally, a digital platform benefits from high reconfigurability, short development time,
notable reliability and immunity to device mismatch. Although, the digital platform’s silicon area and
power consumption is comparatively high compared to its analog counterpart.
3. Analog CMOS platforms are considered to be the main choice for direct implementation of intra– and ex-
tracellular biological dynamics [16–24]. This approach is very power efficient, however, model development
and adjustment is generally challenging. Moreover, since the non–linear functions in the target models are
directly synthesized by exploiting the inherent non–linearity of the circuit components, very good layout is
imperative in order for the resulting topology not to suffer from the variability and mismatch particularly
CMOS circuits operating in subthreshold.
To address the challenges explained in #3, in this paper we propose a novel approach enabling researcher in
the field to systematically synthesize biological mathematical models to CMOS circuitry operating in strong–
inversion. To the best of our knowledge, this is the first systematic strong–inversion circuit capable of emulating
such nonlinear bilateral dynamical systems. The application of the method is verified by synthesizing a relatively
complex neuron model and transistor–level simulations confirm that the resulting circuits are in good agreement
with their mathematical counterparts. Further application of the proposed circuitry on different case studies is
left to the interested readers.
2 A Novel Strong–inversion CMOS Circuitry
In this section, a novel current–input current–output circuit is proposed that supports a systematic realiza-
tion procedure of strong–inversion circuits capable of computing bilateral dynamical systems at higher speed
compared to the previously proposed log–domain circuit. The validity of our approach is verified by nominal
simulated results with realistic process parameters from the commercially available AMS 0.35 µm technology.
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Figure 1: The “main core” including the initialization circuit highlighted with red color.
The current relationship of an NMOS and PMOS transistor operating in strong–inversion saturation when
|VDS | > |VGS | − |Vth| can be expressed as follows:
IDn =
1
2
µnCox(
W
L
)n(VGS − Vth)2 (1)
IDp =
1
2
µpCox(
W
L
)p(VSG − Vth)2 (2)
where µn and µp are the charge–carrier effective mobility for NMOS and PMOS transistors, respectively; W
is the gate width, L is the gate length, Cox is the gate oxide capacitance per unit area and Vth is the threshold
voltage of the device.
Setting kn =
1
2µnCox(
W
L )n and kp =
1
2µpCox(
W
L )p in (1) and (2) and differentiating with respect to time,
the current expression for IA (see Figure 1) yields:
I˙A =
√
knIA︷ ︸︸ ︷
2kn(VGS − Vth) V˙GS1 (3)
I˙A =
√
kpIA︷ ︸︸ ︷
2kp(VSG − Vth) V˙SG2 (4)
(3) and (4) are equal, therefore:
V˙SG2 =
√
kn
kp
V˙GS1 = βV˙GS1 (5)
where β =
√
kn
kp
. Similarly, we can derive the following equation for transistors M3 and M4:
V˙SG4 =
√
kn
kp
V˙GS3 = βV˙GS3 . (6)
The application of Kirchhoff’s Voltage Law (KVL) and applying the derivative function show the following
relations:
V˙C = −(V˙GS1 + V˙SG2) (7)
V˙C = +(V˙GS3 + V˙SG4) (8)
where VC is the capacitor voltage and Vb the bias voltage which is constant (see Figure 1). Substituting (5) and
(6) into (7) and (8) respectively yields:
V˙C = −V˙GS1 · (1 + β) (9)
V˙C = +V˙GS3 · (1 + β). (10)
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Figure 2: (a) The “main block” including the main core and two current–mode root square blocks and a bilateral
multiplier. (b) The final high speed circuit including the “main block” with several copied currents (the current
mirrors are represented with double circle symbols)
Setting the current Iout = IB − IA in Figure 1 as the state variable of our system and using (3) and the
corresponding equation for IB , the following relation is derived:
I˙out = I˙B − I˙A = 2
√
knIBV˙GS3 − 2
√
kpIAV˙GS1 (11)
by substituting (9) and (10) in (11):
I˙out = (
√
IA +
√
IB) · 2
√
knV˙C
2 + β
. (12)
Bearing in mind that the capacitor current ICin can be expressed as CV˙C , relation (12) yields:
I˙out = (
√
IA +
√
IB) · 2
√
knICin
(2 + β)C
. (13)
One can show that:
(2 + β)C
2
√
kn · Idc
I˙out =
(
√
IA +
√
IB)
Idc
· ICin. (14)
Equation (14) is the main core’s relation. In order for a high speed mathematical dynamical system with
the following general form to be mapped to (14):
τ I˙out = F (Iout, Iext) (15)
where Iext and Iout are the external and state variable currents, the quantities
C
Idc
and ICin must be respectively
equal to 2τ
√
kn
(2+β) and
F (Iout,Iext)Idc
(
√
IA+
√
IB)
. Note that the ratio value CIdc can be satisfied with different individual values
for C and Idc. These values should be chosen appropriately according to practical considerations (see Section
V.G). Since F is a bilateral function, in general, it will hold:
ICin =
I+Cin︷ ︸︸ ︷
F+(IA, IB , I
+
ext, I
−
ext)Idc
(
√
IA +
√
IB)
−
I−Cin︷ ︸︸ ︷
F−(IA, IB , I+ext, I
−
ext)Idc
(
√
IA +
√
IB)
(16)
where I+Cin and I
−
Cin are calculated respectively by a root square block (see Figure 2(a) and Iext is separated
to + and – signals by means of splitter blocks. Note that Idc is a scaling dc current and τ has dimensions of
second(s). Since ICin can be a complicated nonlinear function in dynamical systems, we need to provide copies
of Iout or equivalently of IA and IB to simplify the systematic computation at the circuit level. Therefore, the
higher hierarchical block shown in Figure 2(b) is defined as the NBDS (Nonlinear Bilateral Dynamical System)
circuit [16] (see Figure Figure 2(b)) including the main block and associated current mirrors. The form of (15)
is extracted for a 1–D dynamical system and can be extended to N dimensions in a straightforward manner as
follows:
τN I˙outN = FN (I¯out, I¯ext) (17)
where CNIdcN
= 2τN
√
kn
(2+β) and ICinN =
FN (I¯out, I¯ext)IdcN
(
√
IAN+
√
IBN )
.
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Figure 3: (a) Transistor level representation of the basic Root Square block. The current mirrors are represented
with double circle symbols. (b) Transistor level representation of the MULT core block. The current mirrors
are represented with double circle symbols.)
3 Basic Electrical Blocks
3.1 Root Square Block
This block performs current mode root square function on single–sided input signals. By setting (WL )1&2 =
4 × (WL )3&4, considering I1, I2, I3 and I4 as the currents flowing respectively into M1,M2,M3 and M4 and all
transistors operate in strong–inversion saturation, the governing TL principle for this block becomes (highlighted
with dotted blue arrow):
1
2
(
√
I1 +
√
I2) =
√
I3 +
√
I4 (18)
By pushing specific currents (copied by current mirrors) according to Figure 3 (a) into the TL’s transistors
we have: {
I1 = I2 = Iin + Iout + Ib
I3 = Ib, I4 = Iin
(19)
Substituting (19) into (18) yields:
1
2
× (
√
Iin + Iout + Ib +
√
Iin + Iout + Ib =
√
Iin +
√
Ib (20)
By squaring both sides of (20):
Iin + Iout + Ib =
√
Iin +
√
Iin · Ib (21)
and finally:
Iout = 2
√
Iin · Ib (22)
3.2 MULT Core Block
This block is the main core forming the final bilateral multiplier which is introduced in the next subsection.
The block contains six transistors as well as two current mirrors. By assuming I1, I2, I3 and I4 as the currents
flowing respectively into M1,M2,M3 and M4 and the same
W
L aspect ratio for all transistors operating in
strong–inversion saturation, the KVL at the highlighted TL with dotted blue arrow yields:√
I1 +
√
I2 =
√
I3 +
√
I4 (23)
By forcing specific currents (copied by current mirrors) according to Figure 3 (b) into the TL’s transistors
we have: {
I1 = Ib, I2 = Iout
I3 = I4 =
1
2 (Iin +
Iout
2 + Ib)
(24)
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Figure 4: Schematic and symbolic representation of the bilateral MULT block comprising current mirrors and
MULT Core block.
Substituting (24) into (23) yields:
√
Iout +
√
Ib = 2
√
1
2
(Iin +
Iout
2
+ Ib) (25)
By squaring both sides of (25): √
Iout · Ib = Iin + 1
2
Ib (26)
and:
Iout =
(Iin +
1
2Ib)
2
Ib
(27)
3.3 Bilateral MULT Block
This block is able to perform current mode multiplication operation on bilateral input signals. If inputs are
split to positive and negative sides we have: {
X = X+ −X−
Y = Y + − Y −. (28)
The multiplication result can be expressed as XY = X+Y + + X−Y − − (X−Y + + Y −X+). By extending
equation (27) to
I2in
Ib
+ Ib4 + Iin for every basic MULT core block, the output signal constructed by a positive
and negative side can be written as:
Iout =
(X+ + Y +)2
Ib
+ (X+ + Y +) +
Ib
4
+
(X− + Y −)2
Ib
+ (X− + Y −) +
Ib
4
− (X
− + Y +)2
Ib
− (X− + Y +)− Ib
4
− (X
+ + Y −)2
Ib
− (X+ + Y −)− Ib
4
(29)
and by further simplifications:
Iout =
I+out︷ ︸︸ ︷
2(X+Y + +X−Y −)
Ib
−
I−out︷ ︸︸ ︷
2(X−Y + +X+Y −)
Ib
=
2XY
Ib
(30)
3.4 Circuit Realization of FHN neuron model
The systematic synthesis procedure provides the flexibility and convenience required for the realization of
nonlinear dynamical systems by computing their time-dependent dynamical behavior. In this subsection, we
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Figure 5: A block representation of the total circuit implementing the 2–D FHN neuron model.
showcase the methodology through which we systematically map the mathematical dynamical models onto
the proposed electrical circuit. Here, the application of the method is demonstrated by synthesizing the 2–D
nonlinear FitzHughNagumo neuron model. In the FHN neuron model [25] with the following representation:
v˙ = v− v33 −w+Iext and w˙ = 0.18(v+0.7−0.8w) describing the membrane potential’s and the recovery variable’s
velocity, the state variables in the absence of input stimulation remain at (v, w) ≈ (−1.2,−0.6), while these
values go up to (v, w) ≈ (2, 1.7) in the presence of input stimulation. According to this biological dynamical
system, we can start forming the electrical equivalent using (17):{ (2+β)C
2
√
kn·Idcv
I˙outv = Fv(Ioutv , Ioutw , Iext)
(2+β)C
2
√
kn·Idcw
I˙outw = Fw(Ioutv , Ioutw)
(31)
where Idcv = 80nA, Idcw = a · Idcv = 6.4nA, Fv and Fw are functions given by:{
Fv(Ioutv , Ioutw , Iext) = Ioutv − I
3
outv
IbIx
− Ioutw + Iext
Fw(Ioutv , Ioutw) = (Ioutv + Ic − IdIoutwIx )
(32)
where Ib = 3uA, Ic = 0.7uA, Id = 0.8uA and Ix = 1uA.
Schematic diagrams for the FHN neuron model is seen in Figure 5, including the symbolic representation of
the basic TL blocks introduced in the previous sections. According to these diagrams, it is observed how the
mathematical model is mapped onto the proposed electrical circuit. The schematic contains two NBDS circuits
implementing the two dynamical variables, followed by two MULT and current mirrors realizing the dynamical
functions. As shown in the figure, according to the neuron model, proper bias currents are selected and the
correspondence between the biological voltage and electrical current is V ⇐⇒ uA.
4 Discussion
Here, we demonstrate the simulation–based results of the high speed circuit realization of the FHN neuron
model. The hardware results simulated by the Cadence Design Framework (CDF) using the process parameters
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Figure 6: Time-domain representations of regular spiking for (a) for MATLAB and (b) Cadence respectively.
Table 1: Electrical Parameter Values for the Simulated FHN Neuron Model operating in strong–inversion.
Specifications Value
Power Supply (Volts) 3.3
Bias Voltage (Volts) 3.3
Capacitances (pF) 800
W
L ratio of PMOS and NMOS Devices (
µm
µm )
12
1 and
10
1
Static Power Consumption (mW ) 8.94
of the commercially available AMS 0.35 µm CMOS technology are validated by means of MATLAB simulations
as shown in Figure 6. For the sake of frequency comparison, a regular spiking mode is chosen. Generally, results
confirm an acceptable compliance between the MATLAB and Cadence simulations while the hardware model
operates at higher speed (almost 1 million times faster than real–time). Table 1 summarizes the specifications
of the proposed circuit applied to this case study. As shown in the table, the circuit uses a higher Vb compared
to the subthreshold version to force the circuit to operate in strong–inversion region. This comes at the expense
of higher power consumption (95000 times higher than the subthreshold version).
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